
IMAGE SENSOR SOLUTIONS
Functional Description (continued)
pclk
vsync
hsync
d[11:0]
c0 c1 c2 c3 c4 c5 c6 c7 c8 c9
row1
c0 c1 c2 c3 c4 c5 c6 c7 c8 c9
row 2
c0 c1 c2 c3 c4 c5 c6 c7 c8 c9
row 1
c0 c1 c2 c3 c4 c5 c6 c7 c8 c9
row 2
frame 1
frame 2
Programmable hsync to 1st valid pixel delay
Programmable inter-frame delay
Programmable row delay
Figure 44. Example of Digital Video Port Timing in Progressive Scan Mode
pclk
vsync
hsync
d[11:0]
c0 c1 c2 c3 c4 c5 c6 c7 c8 c9
row1
c0 c1 c2 c3 c4 c5 c6 c7 c8 c9
row 3
c0 c1 c2 c3 c4 c5 c6 c7 c8 c 9
row 2
c0 c1 c2 c3 c4 c5 c6 c7 c8 c 9
row 4
Odd Field
Even Field
Programmable hsync to 1st valid pixel delay
Programmable inter-frame delay
Programmable row delay
Figure 45. Example of Digital Video Port Timing in Interlaced Mode
pclk
vsync
hysync
d[11:0]
c 0
c2
c4
c6
c8
c0
c2
c4
c6
c8
c0
c2
c 4
c6
c8
c0
c2
c4
c6
c8
row 1
frame 1
row 3
row 1
frame 2
row 3
Programmable hsync to 1st valid pixel delay
Programmable inter-frame delay
Programmable inter-row delay
Figure 46. Example of Digital Video Port Timing in 2:1 Sub-sampling Mode
pclk
vsync
hsync
d[11:0]
c0
c2
c4
c6
c8
c0
c2
c4
c6
c8
c0
c2
c4
c6
c8
c0
c2
c4
c5
c8
row 1
frame 1
row 2
row 1
frame 2
row 2
Programmable hsync to 1st valid pixel delay
Programmable inter-frame delay
Programmable inter-row delay
Figure 47. Example of Digital Video Port Timing in 4:2 Sub-sampling Mode
www.kodak.com/go/imagers 585-722-4385
24
Email:imagers@kodak.com